Distributed oscillator as a new type of oscillator for the integrated circuit design has emerged. In this paper, a frequency-domain analyrical method is employed for the purpose of predicting phase noise in distributed oscillators. The method is founded upon a linear model, then nonlinear effects are taken into consideration. The computational fonnulae are obtained for predicting distributed oscillator phase noise. The correctness and accuracy of computational forinulae are verified by harmonic balance (HB),simulation in advance design system (ADS). It is found that the calculated phase noise shows a good agreement with the phase noise observed in simulation. In three test cases, namely, three 4-stage distributed oscillators operating at three different frequencies, the calculated and simulated phase noise follow the same pattern while a maxiinuin absolute error of 2.3dBcHz is observed at 5 MHz offset.
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In truduction
The concept of distributed oscillator originates from the broadband distributed aiiiplifier, which was first proposed in 1948 by Glnzton et al. [ I] . Distributed amplifiers have advantages over their conventional counterparts. Attempts to increase the gain of conventional amplifiers by increasing FET's transconductance usually result in an increased,input capacitance. This trade-off does not occur in distributed amplifiers because the gain can be controlled by the number of stages and overall gain may be improved by increasing this number, something that will have no effect whatsoever on FET's either input or output capacitances. Thus, the i,nherent hoinogeneity (distributed quality) of amplifier capacitances leads to very wide bandwidths. Correspondingly. the distributed oscillators .show a great prospect in the applications of RF and microwave integrated circuits (ICs), being the capability of operation near to the MOSFET cutoff frequency.
Z. Skvor proposed a decade-wide tunable distributed oscillator [2] and achieved a 4GHz device using discrete 0-7803-7889-X/03/$17.00@2003 IEEE.
pHMETs with tuning range of I-3.5GHz and a good spectral purity [3] . Kleveland reported a 16.6GHz distributed oscillator implemented in a 0. I 8 p 1~ CMOS technology [4] . Hui Wu and Ali Hajiiniri presented two tuning techniques demonstrated by fabricated designs in a 0 . 3 5~~ BiCMOS process, namely, a lOGHz C.MOS distributed oscillator achieving a tuning range of 12% and a phase noise of -103 dBc/Hz at 6OOkHz offset, and a I2GHz bipolar distributed oscillator having a tuning range of 26% and a phase noise of -99dBc/Hz at 6OOWz
Despite above developments, an analytical approach in predicting phase noise of a distributed oscillator is still lacking. As it is known, phase noise is of major concern in designing oscillators, since introducing even sinall noise into an oscillator can lead to drastic changes in its frequency spectrum and timing (jitter) properties. Characterizing how noise affects oscillators is therefore cmcia1 for practical applications. The objective of the present work is to develop coinputational fonnulae to he used in predicting distributed oscillator phase noise.
The next section briefly introduces distributed oscillator configuration and its open-loop transfer function. Then phase noise analysis is carried out to obtain the computational formulae. Finally, simulation results are shown to confirm the theoretical predictions of phase noise.
Distributed Oscillator Configuration and its Openloop Transfer Function
The basic configuration of a distributed oscillator (similar to that in 141 [5] ) is shown in Fig. I . In this approach, a distributed oscillator is constnicted by taking the output of the distributed amplifier (node 2 ) back to its input (node 1). The transmission line connecting to the transistor gate terminals is referred to as a 'gate line' and the transmission line connecting to the transistor drain terminals is referred to as a ' In the ensuing linear model study of additive noise in distributed oscillators, it is assumed that the signal amplitude at the circuit's internal nodes is small. Additive noise put as shown in Fig. 2 . Each component can be calculated using Eq. (4) or Eq. (6) . .4dditive noise originating in the signal path is shown in Fig. 3 where the thermal noise from each transistor is modeled as the current sources Inoisel, I,,oiseZ, ._. I,IoiseN, and each noise current consists of components that are directly added to the out-sees the impedance at the connected point equal to Zd/2 i= Zo/2). Each ofthe resulting noise voltages appearing here travels along the drain line and through feedback emerges at node 1 as an equivalent input noise, their power densities are expressed as ... 
Mixing Noise
The above analysis of additive phase noise proceeds under the assumption of a linear feedback system. However, oscillators are actually nonlinear devices because amplitude limiting is a nonlinear process. This nonlinearity is responsible for the inixing of the noise in the signal path with the carrier signal. There is a substantial noise energy in harmonics whose frequencies are near to wo and these components are involved in the production of mixing noise, or interinodulation noise. Thus, intermodulation has the effect of duplicating noise components originating above or below wo to symmetrical positions below or above this frequency. This effect is accounted for by doubling the output noise power density predicted by Eq. (1 I). The total output noise power density after adjustment due to intermodulation effects is (.12) Three oscillator instances (each a 4-stage distributed oscillator) are examined at three different frequencies. Calculations based on the presented model are followed by noise simulations.
The data in Table I show the comparison of calculated and simulated phase noise. It can he seen that as the frequency increases, both calculated and simulated phase noise become worse. The maximum error between calculation and simulation is 2.3dBc/Hz at SMHz offset from carrier. 
Conclusions
In this paper, a computational method has been addressed for predicting phase noise in distributed oscillators. 4 s a result; the closed-form formulae have been obtained to be used to estimate distributed oscillator phase noise. The correctness of the analytical formulae is verified by the simulations in ADS. The work developed here facilitates circuit trade-offs analysis in early design stages.
